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Abstract
A two-stage amplifier; operational at 0.8V and drawing
7,uA, has been integrated in a standard digital 0.18um
CMOS process. Rail-to-rail operations at the input are en-
abled by complementary transistor pairs with g, control.
The efficient rail-to-rail output stage is biased in class AB.
The measured DC gain of the amplifier is 75dB, and the
unity-gain frequency is 870kHz with a 12pF; ]OOkQ load.
Both input and output stage transistors are biased in weak
inversion.
1. Introduction
Constant IC feature size scaling and use of battery pow-
ered devices drive nowadays ICs towards reduced supply
voltages. Unlike digital circuits, analog circuits do not al-
ways benefit from the low supply conditions. The dynamic
range is reduced when decreasing signals in a circuit. To
increase it, a low-voltage operational amplifier, the main
building block in analog and mixed mode circuits, has to
deal with signals that extend from rail to rail. An addi-
tional challenge in the low-voltage design is the require-
ment for new circuit solutions because of the fact that the
threshold voltage is not scaled proportionally with the sup-
ply voltage.
Compact low-voltage power-efficient amplifiers are de-
scribed in [1-4]. These amplifiers have very good rail-
to-rail complementary input stages and current efficient
rail-to-rail class-AB output stages. The minimum supply
voltage they are able to operate with is equal to two gate-
source plus two saturation voltages (2.5 V in [2]).
To ensure operation close to IV with transistors hav-
ing relatively high threshold voltages several design tech-
niques such as input level shift [5], bulk driving [6-7], cur-
rent driven bulk [8], floating-gate MOSFET [9] and DT-
MOS [10] have been developed. Even though it is pos-
sible to overcome the threshold voltage problems, these
methods have some disadvantages. Level shifting using
resistors increases noise and area, bulk-driven transistors
(as well as floating-gate) result in smaller transconduc-
tance and therefore less GBW and more noise, are prone
to latch-up, and the polarity of the transistor is technology
dependent. DTMOS and floating-gate MOSFET require
expensive non-standard processing steps.
The amplifier presented here is designed using the ap-
proach from [1-2] and a very efficient sub-lV operation is
achieved with nMOS (pMOS) transistors having a thresh-
old voltage of 0.45V (-0.5V) by biasing them in subthresh-
old. In the next chapter the amplifier topology will be pre-
sented. Subsequently measurement results will be com-
pared to simulations and finally conclusions will be drawn.
2. Amplifier Description
The amplifier implemented is shown in Figure 1. Its in-
put, output stage and frequency compensation method are
described in the following subsections.
2.1. Rail-to-rail Input Stage
A well known method for obtaining a rail-to-rail operation
at the input is placing two differential pairs (nMOS and
pMOS) in parallel. For low values of common-mode volt-
age the pMOS transistor pair (M3-M4) will be on, while
for high common-mode voltages the nMOS pair (M1-M2)
is on. The minimum necessary supply voltage for this con-
figuration is:
Vsup,mrin = VGSn + VGSp + VDSatn + VDSatp (1)
where VGsn and VGsP are the gate-source voltages of the
nMOS and pMOS input transistor pairs, and VDSatn and
VDSatp are the saturation voltages of the current sources
M9 and M1O. For 0.8V operation, the input transistors are
biased in weak inversion (2x0.3V + 2x0.1V = 0.8V).
A problem when using a complementary input stage is
that the transconductance varies over the input common-
mode voltage range, impeding an optimal frequency com-
pensation. In fact, in the middle part of the common-mode
voltage range, both input pairs are active at the same time,
and the sum of their drain currents is two times the cur-
rent in the outer part of the common-mode voltage range,
when only one of the input pairs is on. Therefore some
extra circuitry is needed to keep the total g. constant. In
this amplifier, g. control is provided by current switches
M5-M8. Several g. control methods have been devel-
oped for different regions of operation of input transistors
[1, 4]. A good feature of the input stage with the current
switches g. control applied here is that it delivers a con-
stant output current to the summing circuit, consisting of a
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Figure 1: Amj
high-swing current mirror (M15-M18) and common-gate
stages (M13-M14). The summing circuit needs one gate-
source voltage (in strong inversion) plus two drain-source
voltages for proper operations.
2.2. Class AB Output Stage
To ensure output rail-to-rail operations, the output transis-
tors M27-M28 are connected in a common-source config-
uration. For the efficient use of the power supply they have
to be biased in class AB. Compact class-AB output stages
are presented in e.g. [1-3].
In our amplifier, class-AB operations are allowed by the
control transistors M19-M20. These transistors are driven
by the signal currents from the summing circuit transis-
tors M14 and M16, and their gates are kept at a constant
voltage by two pairs of diode-connected transistors (M22-
M23 and M25-M26). The diode-connected transistors, the
class-AB control transistors, and the output transistor form
two translinear loops (M27, M19, M22, M23 and M28,
M20, M25, M26), which determine the bias current in the
output transistors. Assuming that M22 and M19 have the
same gate-source voltages and the same dimensions, M23
and M27 will have the same gate-source voltage as well,
and the output quiescent current will be determined by the
ratio of the aspect ratios of M27 and M23.
From Fig. 1 it can be concluded that the branch with
stacked diodes needs two gate-source voltages plus one
saturation voltage for proper operations. In this 0.8V im-
plementation all transistors in the output stage except the
current sources are biased in weak inversion. A weak point
of this implementation is that the output current varies as
a function of the supply voltage.
2.3. Complete Realization
The dimensions of the components shown in Fig. 1 are
given in Table 1.
The amplifier is frequency compensated by the cas-
coded Miller frequency compensation method [2], which,
compared to the classical Miller compensation, shifts the
plifier Schematics.
MOST W(Qim)/L(Qm) | ID(IREF= 1.09,UA)
M1, M2, M5, M6 50/0.36 IREF/4
M3, M4, M7, M8 165/0.36 IREF/4
M13, M14 10/0.36 IREF12
M15, M16 33/0.36 IREF12
M9, M11, M12 10/6 IREF
M10, M17, M18 33/6 IREF
M24 2.5/6 IREF/4
M21 8.25/6 IREF'4
M19, M22 30/0.18 IREF'4
M20, M25 99/0.18 IREF/4
M23 5/0.18 IREF/4
M26 16.5/0.18 IREF/4
M27 60/0.18 31REF
M28 198/0.18 31REF
CM1, CM2 1.075pF
Table 1: Transistor dimensions, drain currents (with a
common-mode voltage of VDD/2), and capacitor values.
non-dominant pole to higher frequencies. This is due to
the fact that the cascode transistors are included in the
Miller loop, since the compensating capacitors are placed
between the drains of the output transistors and the sources
of the cascode transistors. The frequency of the non-
dominant pole when using the classical Miller compen-
sation depends on the load capacitor, the transconductance
of the output transistor, and its gate-source capacitance ap-
proximately as gmj(CL + Cg9), and it can be adjusted by
changing the current in the output transistor. But since the
main goal in this design was a very low current consump-
tion, having at the same time transistors forming translin-
ear loops with two diodes stacked on only 0.7V, it was not
possible to obtain optimal frequency compensation with
the classical Miller technique, and the cascoded Miller is
used instead.
In this implementation, the class-AB control transistors
are biased by the summing circuit, which is feasible since
the output current of the first stage for the used g, control
method is not dependent of the common-mode voltage.
To obtain an output circuit independent of the g, con-
trol method, with minimized noise and minimized depen-
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dence of the quiescent output current on the supply volt-
age, the compact operational amplifiers described in [1-2]
have two high-swing current mirrors biased by a floating
current source. For proper operation the two current mir-
rors need two gate-source voltages in strong inversion, and
this implementation is not feasible for 0.8V operations in
the technology used here.
3. Amplifier Performance
The amplifier has been fabricated in a standard digi-
tal 0.18,um n-well CMOS process (threshold voltages of
0.45V and -0.5V for nMOs and pMOS, respectively). The
chip photograph is shown in Fig. 2.
This increase is due to the increase of the quiescent current
in the output transistors for higher supply voltage.
The simulated GBW variation as a function of the
common-mode voltage is compared to the measured vari-
ation in Fig. 4. The measured variation is 8%, which is
very close to the variations for transistors in weak inver-
sion found in the literature [1, 5].
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Figure 2: Chip photo.
Figure 4: Simulated versus measured (+) variation of the
GBW as a function of the input common-mode voltage.
Measurement results when the amplifier is connected
in a unity-gain buffer configuration are shown in Fig. 5.
Large (300mV) and small (5OmV) 250kHz input step sig-
nals are shown, along with the respective measured and
simulated outputs. The measured slew rate is 0.6V/,us,
0.4Using a lpF Miller capacitor, the simulated unity-gain
frequency (GBW) is 1. IMHz for a 5pF load, with a phase
margin of 71°. The simulated DC gain is 84dB, while the
measured value is 74dB. The capacitive load in the mea-
surement setup is estimated at 12pF in parallel to 100kQ.
The measured unity-gain frequency is 870kHz. When re-
ducing the supply voltage to 0.7V, the amplifier will still
be operational, with a GBW reduced to 760kHz. Sim-
ulated and measured frequency characteristics are com-
pared in Fig. 3 (VDD=0.8 V, input common-mode voltage
VCOM=0.4 V).
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Figure 5: Measured input and output and simulated output
(.) signal for unity-gain buffer configuration.
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Figure 3: Comparison of the simulated and measured (+)
frequency response of the amplifier.
The measured current consumption for this amplifier is
7,uA with 0.8V supply voltage, and it is simulated that the
supply current will increase to 10.5 ,uA for VDD of 1.5 V.
matching well the simulated 0.66V/,us. Due to the high
load capacitance, the phase margin of the amplifier is
reduced, compared to the simulated value, and there-
fore an overshoot can be noticed in the measured re-
sponse. It has been simulated that the frequency response
of the buffer starts deteriorating for common-mode volt-
ages 50mV from the supply rails. When the amplifier is
loaded resistively in the unity-gain buffer configuration, it
has been measured that the output signal will be clipped
±20mV from the supply with a lkQ load, while simula-
tions show clipping at VDD-16mV and Vss+10 mV. The
simulated value of the maximum current that can be deliv-
ered is 2mA for an output voltage 100mV from the supply
rails.
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Method Ref. Tech. ] VDD (V) T Gain (dB) ] GBW, PM [ Load Isup (,uA) T W ( mW )
Compl. pair [2] 1 t 2.5-6 85 2.6 MHz, 66 ° 10 pF, 10 kQ 180 5.77
Compl. pair [2] 1 t 2.5-6 87 6.4 MHz, 53 ° 10 pF, 10 kQ 180 14
Compl. pair [3] 1.6 t 1.8-7 86 4 MHz, 67 ° 5 pF, 10 kQ 230 9.66
Compl. pair [4] 0.7 t 1.3-1.8 84 1.3 MHz, 64 ° 15 pF 350 2.85
Compl. pair level shift [5] 0.8 H 1 75 1.8 MHz, 57 ° 15 pF,l MQ 136 13.25
Bulk-driven [6] 2 /t 1 48 1.3 MHz, 57 ° 22 pF 300 4.3
Bulk-driven [7] 0.35 t 1 70 190 kHz, 60 ° 7 pF 5 38
Current-driven bulk [8] 0.5 t 0.7-1 62 2 MHz, 57 ° 20 pF 40 71
Floating-gate [9] 0.35 t 1.2 65 230 kHz, 62 ° 9 pF 4.3 44
DTMOS (Simul. only) [10] 0.18 t 1 64 35.7 MHz, 64 5 pF, 10 kQ 522 68
Compl. pair This work 0.18 t 0.8 74 870 kHz, 66 12 pF, 100 kQ 7 155
Table 2: Properties of low-voltage amplifiers from literature.
The corner frequency of the flicker noise lies at 2.5kHz,
and the thermal noise level is 120 V. The amplifier oc-
'H__
cupies an area of 0.033 mm2.
4. Conclusion
The designed amplifier shows very good performances
concerning low-voltage, low-power, rail-to-rail opera-
tions, and it is capable of driving resistive loads efficiently
as well. Its design is based on a robust approach, and low-
power operations are achieved by the use of very low bias
currents in a modern technology.
The main properties of rail-to-rail, low-voltage ampli-
fiers found in the literature are summarized in Table 2,
and the properties of the amplifier designed in this work
are listed in Table 3. If the ratio of GBW to power con-
sumption (for the same load) is taken as a figure of merit,
as proposed in [2], the amplifier described here shows su-
perior performance compared to the amplifiers in Table 2.
Parameter V Value I Unit
Die area 245 x 135 (0.033) /im27(m-)7
Supply voltage 0.8 to 2 V
Supply current 7 ,A
Max. out curr. (Sup I100 mV) 2 mA
gm variation 8 %
CMIR* 0.05 to VDD 0.05 V
Out. swing (with 1 kQ load) 0.02 to VDD 0.02 V
Offset voltage 3.6 mV
Input noise floor 120 nV
vHz
Corner frequency 2.5 kHz
CMRR* 75 dB
Open-loop gain 74 dB
Unity-gain frequency 870 kHz
Unity-gain phase-margin 66 O
Slew-rate 0.6 V/ts
PSRR* 56 dB
GBW 155 MHz
VDD=0.8 V, CL=12 pF, 100 kQ, T=27 °C
*simulated value, CL=5 pF
Table 3: Amplifier properties.
6. References
[1] R. Hogervost and J. H. Huijsing, "Design of Low-Voltage
Low-Power Operational Amplifier Cells", Kluwer Acad-
emic Publishers, 1996.
[2] R. Hogervorst et al., "Compact Power-Efficient 3 V CMOS
Rail-to-Rail Input/Output Operational Amplifier for VLSI
Libraries", IEEE J. Solid-State Circuits, vol. 29, no. 12, pp.
1505-1513, Dec. 1994.
[3] L. de Langen and J. H. Huijsing, "Compact Low-Voltage
Power-Efficient Operational Amplifier Cells for VLSI",
IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1482-1496,
Oct. 1998.
[4] G. Ferri and W. Sansen, "A Rail-to-Rail Constant-gm Low-
Voltage CMOS Operational Transconductance Amplifier",
IEEE J. Solid-State Circuits, vol. 32, no. 10, pp. 1536-1567,
Oct. 1997.
[5] J. M. Carrillo, J. F. Duque-Carillo, G. Torelli and J. L.
Ausin, "1-V Quasi Constant-gm Input/Output Rail-to-Rail
CMOS Op-amp", INTEGRATION, the VLSI Journal, vol.
36, no. 4, pp. 161-174, 2003.
[6] B. J. Blalock, P. E. Allen and G. A. Rincon-Mora, "Design-
ing 1-V Op Amps Using Standard Digital CMOS Technol-
ogy", IEEE Trans. Circuits and Systems II, vol. 45, no. 7,
pp. 769-780, July 1998.
[7] K. Lasanen, E. Raisanen-Ruotsalainen and J. Kostamovaara,
"A 1-V 5 ,uW CMOS-Opamp with Bulk-Driven Input Tran-
sistors", Proc. 43rd IEEE Midwest Symp. on Circuits and
Systems, vol. 2, pp. 1038-1041, Aug. 2000.
[8] T. Lehmann and M. Cassia, "1-V Power Supply CMOS Cas-
code Amplifier", IEEE J. Solid-State Circuits, vol. 36, no. 7,
pp. 1082-1086, July 2001.
[9] E. Raisanen-Ruotsalainen, K. Lasanen and J. Kostamovaara,
"A 1.2 V Micropower CMOS Op Amp with Floating-Gate
Input Transistors", Proc. 43rd IEEE Midwest Symp. Circuits
and Systems, vol. 2, pp. 794-797, Aug. 2000.
[10] H. F. Achigui, C. J. Fayomi and M. Sawan, "A DTMOS-
based 1 V OPAMP", Proc. ICECS, vol. 1, pp. 252-255, Dec.
2003.
5. Acknowledgments
Chip design and fabrication has been supported by GN
ReSound.
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on January 22, 2010 at 06:38 from IEEE Xplore.  Restrictions apply. 
